hod.ec@charusat.ac.in +91-2697-265061 | Brochure

POST GRADUATE LAB


This laboratory is equipped to simulate the various experiments of VLSI Designs. The laboratory is equipped with the license simulation softwares Digital and Analog design using Cadence, Digital System Design using FPGA Technology, Xilinx, Verification using system verilog on EDA Playground.

Course Information

Resources and Configurations

Software
  • EC364: Embedded Software Design &Implementation
  • EC359: Group Project-I
  • EC455: Group Project-II
  • EC356: VLSI Technology & Design
  • EC367: Verilog Programming
  • Cadence Encounter, RTL compiler, Digital Implementation for Digital VLSI Implementation
  • Cadence Analog Design Environment Virtuoso Ic 6.1.7 for Analog VLSI Implementation
  • VLSI and Digital System Design using FPGA Technology
  • Xilinx flash programming with FPGA
  • Verification using system verilog on EDA Playground.
  • Cadence UG Bundle
  • FPGA
  • Xilinx ISE
  • Proteus